Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem with close loop track and hold circuit

Status
Not open for further replies.

Syukri

Full Member level 5
Joined
Aug 9, 2005
Messages
252
Helped
24
Reputation
48
Reaction score
10
Trophy points
1,298
Location
Malaysia
Activity points
3,960
Track & Hold Circuit

I'm using close loop track and hold circuit...

The circuit use 2 analog buffer before the sample capacitance and after it.

On the analog buffer design firstly I've used ideal current source to trigger the tail current. the value is 100µA.

Then i get dynamic range between 0.04V to 3.221V.

Then in order to fabricate it is put pMOS current source ( as Resistor ) and current mirror circuit. The current source given 100µA so do the current Id for both current mirror nMOS.

But the dynamic range decrase. The top voltage still at 3.22V but the botto one is at 0.3V. This is unacceptable..

Can anyone help me....

p/s: analog buffer architecture is almost like differential amplifier.
 

sixth

Member level 4
Joined
Feb 16, 2006
Messages
70
Helped
10
Reputation
20
Reaction score
0
Trophy points
1,286
Activity points
2,118
Re: Track & Hold Circuit

Syukri said:
I'm using close loop track and hold circuit...

The circuit use 2 analog buffer before the sample capacitance and after it.

On the analog buffer design firstly I've used ideal current source to trigger the tail current. the value is 100µA.

Then i get dynamic range between 0.04V to 3.221V.

Then in order to fabricate it is put pMOS current source ( as Resistor ) and current mirror circuit. The current source given 100µA so do the current Id for both current mirror nMOS.

But the dynamic range decrase. The top voltage still at 3.22V but the botto one is at 0.3V. This is unacceptable..

Can anyone help me....

p/s: analog buffer architecture is almost like differential amplifier.
Hi, Syukri
Maybe you should use both nmos diff paires and pmos diff paires in parallel as the input stage to get a rail-to-rail input range. The ideal current source has infinite output resistor but the real current mirror has a finit output resistor. With the decreasing of the input voltage, the transistor served as tail current will leave out the saturation region and enter the resistor region.
sixth
 

Karthikeya

Advanced Member level 4
Joined
Jan 9, 2005
Messages
103
Helped
9
Reputation
18
Reaction score
1
Trophy points
1,298
Activity points
992
Re: Track & Hold Circuit

can u show us the circuit so that it will be easier to suggest an improvement to your existing circuit.

regards
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top