Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem with clocking blocks with a PLL

Status
Not open for further replies.
AdvaRes

AdvaRes

Advanced Member level 4
Joined
Feb 14, 2008
Messages
1,163
Helped
113
Reputation
220
Reaction score
51
Trophy points
1,328
Location
At home
Activity points
7,442
Hi members,
I have a PLL and other different blocks to be clocked by this PLL. When I connect the PLL to these modules using a buffer (constructed with 2 inverters) the amplitude of the PLL signal decrease and the System is not working.

Please help.
 

Spice & Clocking

Does the amplitude just decrease of completely flatline? If it just decreases then your PLL output cannot drive the load you have on it.
 

    AdvaRes

    AdvaRes

    Points: 2
    Helpful Answer Positive Rating
Spice & Clocking

What to do ?
 

Spice & Clocking

You need to either decrease the load capacitance or increase the drive strength of the PLL driver.
 

    AdvaRes

    AdvaRes

    Points: 2
    Helpful Answer Positive Rating
Spice & Clocking

Thanks for the idea, could you please elaborate ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top