Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem with adding of pull-up in Edit Constraints in VHDL

Status
Not open for further replies.

frantak

Junior Member level 2
Joined
Sep 30, 2002
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
71
VHDL question

Hello,
I am writing VHDL code in ISE Web Pack 5.1 for Xilinx Cool Runner II (XC2C256). I have problem with addind of pullup in Edit Constrains. The compiler wrotes that the pin has conflict with keeper. Does anybody can advise me. Thanks.
Frantak
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top