Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem in Utilization Area

Status
Not open for further replies.

Bustigo

Member level 2
Joined
May 7, 2011
Messages
53
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,588
my Utilization is about 80 % not maped although the slices not mapped are reported to be not large ( = 1% of remaide area)
i have ths question
If i have an entity consists of many components
how can i know utilization of each without making each compoenent as a top level
in ISE xilinx
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,097
Helped
2,079
Reputation
4,177
Reaction score
2,037
Trophy points
1,393
Activity points
39,471
compile the lot.
The compilation reports should show the area breakdown by entity.
 

gongdori

Full Member level 2
Joined
Mar 7, 2012
Messages
133
Helped
21
Reputation
42
Reaction score
19
Trophy points
1,298
Activity points
2,035
You can compile with "hierarchy" on or soft.
Then, open up Floorplanner or PlanAhead. You can see how much resource each component takes.

In my opinion, 80% is too high. (But, I know other engineers who feel comfortable with even higher than 80%). I was burned by unroutable design with very high utilization number.... Just my opinion. :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top