Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

problem in post layout simulation and DC operating points in cadence

Status
Not open for further replies.

hr_rezaee

Advanced Member level 3
Joined
Oct 6, 2004
Messages
747
Helped
109
Reputation
218
Reaction score
24
Trophy points
1,298
Location
Iran-Mashhad
Activity points
4,025
The attached figure shows the DC operating points of two series resistors rINN_42 and rINN_43. But, as you can see, the currents of these two series resistors are different !!!simulator: spectreAnalysis: DCNote, this is a post layout simulation.What is the problem?Thank you in advance

Screenshot.jpg
 

The upper and lower pins of those resistors seem to be unconnected...is this the case or you don't show the other part of the circuit?
Anyway,the two currents are of the order of fF and their difference is 1fF...i think this shouldn't bother you.On the other hand,there maybe exist parasitic resistors to ground that absorb this current difference.
 

Amazing is the rather exact current difference of 1fA. As if there were a parasitic resistor of 1PΩ (1015Ω) from node INN_351 to GND (if its voltage level is 1V). Hidden ground leakage? Check your extraction rules!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top