Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem in LDO simulation

Status
Not open for further replies.
N

nguyenvanthien

Member level 4
Joined
Oct 31, 2013
Messages
75
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,833
Hi everybody,
When I simulate DC ( without compensation circuit), results are very good: Vout =1.2V ( Vg=2.7V; Vfb=0.812V)
but when I add compensation circuit, Vout=3.29V (Vg=20mV; Vfeb=2.3V). Because of failure DC bias , I can't test ac response and adjust copensation circuit to suitable.
(As you know, LDO have to the compensation circuit to stability and transient response).
How can I correct it?
I'm looking forward your answer!
Thank you very much!
 

Attachments

  • ask.png
    ask.png
    19.4 KB · Views: 53

Hi,

it seems the box "current amplifier" has it´s output at the left side.
Doesn´t his cause a short to the OPAMP output?

Maybe a resistor is necessary to connect both outputs.

Klaus
 

Dear KlausSt,
Can you post schematic " a resistor is necessary to connect both outputs" or explain more detail? I don't understand clearly.
Thank you very much!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top