Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

problem in generate post map simulation model

Status
Not open for further replies.

vidhikhandelwal

Newbie level 3
Joined
Mar 19, 2012
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,305
hiii
i have completed all the steps of synthesis in xilinx ise. translated and map process are updated . but when i run generate post map simulation model then waring is produce . warning is : NCD is not completely routed, some delays may be inaccurate.

please tell me how to solve this problem

i am also not able to run back annotate pin location .
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top