Problem Exporting Verilog file with SEULTRA

[miyone]

Hi, this is my first time posting.

I've got a problem exporting verilog files with Silicon Ensemble. Here is the error message i'm getting.

22:59:50 * pbohvo  : Reading verilog library files...
** SE-USER-61  ERROR **
22:59:50 * pbohvo  :  While getting cells from std: Library not defined
** SE-USER-61  ERROR **
22:59:50 * pbohvo  :  Unexpected (pbohvo) failure.
22:59:50 * OUTPUT VERILOG CPU 13 :  Failed exporting verilog

Not sure if this has anything to do with synthesis. I use RC Encounter for the synthesis, which is apparently new to me. I didn't get the same problem when i was using Ambit Buildgates before.

Thanks a lot for any help.

 

[Atre]

Hi,

Did you compile the library standard cells into your design library?
Also, did you defined also these variables: VerilogLib and DesignLib?

I hope this might help you!

Best regards!