Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem about the Verilog-A Simulation

Status
Not open for further replies.

walkingsun

Member level 2
Joined
Jan 10, 2005
Messages
48
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
CN
Activity points
252
I build a verilog-A model of PLL loop. And with spectre, to simulate the transient behavior.

But after some time, about hundreds of us, the simulation is abruptly stopped. No warning or error information.

What's wrong with my model or simulation setup? or spectre's bug?
 

it would be a lot easier if u can post a pic of ur test bench.
may be , setting up initial conditions at important nodes such as the output of charge pump might help. Do u have individual verilog blocks for each element in the PLL or the whole PLL as such?

another suggestion would be to check the disk space. the transient analysis stores info in the psf folder in simulation directory, running for 2 us might create a big file, if that is the case, u might wanna select only the output nodes u r interested in, by using outputs -> save all option and selecting ' selected ' for ' select signals to output(save)' and select the signals u wish to plot using outputs -> to be plotted.
 

Please also ensure that the verilogA is properly compiled ? Are u using it from standard library or ur own code..
 

There is something wrong with the spectre5141.
After switch to spectre5033, the problem disappears.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top