Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Preverify in Formality. When to use it?

TonyLS

Member level 3
Joined
Jan 21, 2009
Messages
58
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Boston, MA
Activity points
1,760
Hi,

Is it best to always use the preverify command in Formality? I've seen scripts with and without it.

Is there a rule of thumb on when to use it?

Thanks
 
"the datapath solver uses a particular algorithm to solve multipliers in the preverification stage that can significantly reduce the entire verification runtime. When the solver successfully preverifies a multiplier in your design, Formality converts it to a black box for the rest of verification. If the datapath solver is unable to
preverify your multiplier, Formality returns an inconclusive result in the transcript.

For suggestions about preparing your designs for successful verification, see “Handling Designs When Verification Is Incomplete” on page 7-4. search p. 283, 284

 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top