Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

pre-synthesis and post-synthesis

Thread starter Bustigo
Start date Mar 17, 2012

Status: Not open for further replies.

Mar 17, 2012

#1

B

Bustigo

Member level 2

can xilinx tool automatically compare between pre-synthesis and post-synthesis
thnx

Mar 17, 2012

#2

T

TrickyDicky

Advanced Member level 7

in what way?

Mar 17, 2012

#3

S

std_match

Advanced Member level 4

**broken link removed**

Q1 says yes, but looking at Q9, it seems to be external tools only. They are probably very expensive.

Status: Not open for further replies.

Similar threads

I
Post-Synthesis simulation problem
- Started by ireon
- Nov 4, 2021
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
I
Post-Synthesis simulation Errors
- Started by ireon
- Oct 13, 2021
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
Why when I want to use reg array and Initialize them, FPGA synthesis and bitstream takes too long?
- Started by stackprogramer
- Jul 31, 2022
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
Verilog on-line course - question related to behavioral model description and synthesis.
- Started by FlyingDutch
- Jan 30, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
"High level synthesis" - the beginning and varoius tools
- Started by FlyingDutch
- Sep 19, 2021
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top