Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

pre cts in cadence pnr

Status
Not open for further replies.
R

rakesh02

Junior Member level 3
Junior Member level 3
Joined
Sep 17, 2013
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
138
hi every one why we should add clock uncertainty in sdc after pre cts. how we should consider that skews
 

clock uncertainty, is a way to add margin, like non-50% duty cycle for example.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top