Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To generate reset pulse on power-on remove the trigger and the 0.01µF cap and connect the pin to POR circuit (see picture below; use inverter gate such as 1/6 74HC14 or similar) ..
Select Rs and Cs for both timers in such a way that the first timer generates 5s pulse followed by the second timer with 200ms pulse ..
You may need to invert phase of the output pulse and this can be done with a transistor or another 1/6 74HC14 inverter gate ..