Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Power Ground Pad Placement in IO Ring

Status
Not open for further replies.

xyz348

Newbie level 2
Joined
Jan 17, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
Hi,

We are currently designing an SoC and have a question on sequence of VDD, GND pad placement in IO-Ring. Could anyone suggest on which option is best? and any reasons for it?

1. Sequence of : SIGNAL-IOVDD-SIGNAL-IOVSS-SIGNAL-COREVDD-SIGNAL-COREVSS
2. Sequence of : SIGNAL-IOVDD-IOVSS-SIGNAL-SIGNAL-COREVDD-COREVSS-SIGNAL
3. Sequence of : SIGNAL-SIGNAL-IOVDD-IOVSS-COREVDD-COREVSS-SIGNAL-SIGNAL


As per my understanding I wanted to go with #1, but would like to hear from experts on if there is any return-current-path that I need to care-about during pad-placement.

Please note that power-stripes are going to be in the fashion of "VDD-VSS" with minimal spacing for shortest return-current-path.

thanks in advance.
 

hennyjia

Newbie level 4
Joined
Mar 21, 2006
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,320
There's no hard rules for the P/G pad placement. But you need to follow some requirements for some specified pad cells( refclk, reset), you'd better put VSS around them for noise shielding.
And you also need to follow the ESD rules and also meet the IR-drop/EM requirements, both of them will impact the P/G pad placement.

In general, you also need to meet the SSO.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top