Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Power Device PSPICE Macromodel Convergence Problem

Status
Not open for further replies.

Regnum

Full Member level 5
Joined
Jun 17, 2004
Messages
262
Helped
18
Reputation
36
Reaction score
7
Trophy points
1,298
Location
Hurlingham
Activity points
2,168
Hi,

I've been working on a power device macromodel based on abm, but I got stuck in convergence issues (transient analysis) when Vdd goes over 100V
I changed RELTOL, ABSTOL, VNTOL, etc., but I wasn't yet able to have it working with higher voltages.

The model is in the attached pdf. I am using PSPICE from Cadence SPB v16.3

Any ideas?

Thanks
Regnum
 

Attachments

  • abm_model.pdf
    16.9 KB · Views: 116

Macromodels with controlled sources can produce singular
or blowup results pretty easily. They lack any limiting. If you
have the ability to make function-based sources, tanh() is a
nice way to make a limiting function economically. You might
try putting large value resistors across cccs outputs, small
resistors in series with voltage sources, small finite capacitances
on nodes that have high dV/dt and so on. Timestep errors often
are about too-small capacitance while insane I, V convergence
errors are likely about the controlled sources. Try sweeping past
100V real slow and see if you can catch the beginning of the
blowup (some node or port that just looks wrong, right before
it all bombs).
 
  • Like
Reactions: Regnum

    Regnum

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top