Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

power consumption from schematic diagram in Quartus II

Status
Not open for further replies.

ssubha

Junior Member level 2
Joined
Feb 1, 2011
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,435
I created schematic of my logic in Quartus II. i want to check the power consumption in this circuit for various boolean gates by converting them to CMOS technology. i request you to let me know the software/procedure to obtain this. i tried to use Pspice but the format of the file it accepts is different.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top