Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Power bump connects to power stripes

stevenv07

Member level 2
Joined
Aug 11, 2020
Messages
42
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
391
Hello,

I intend to connect the power bumps to power stripes directly. Can I do this? or I need to connect power bumps to power cells (placed at IO area), power cells are connected to the power stripes?

Thanks so much.
Steve
 

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
347
Helped
175
Reputation
348
Reaction score
166
Trophy points
1,323
Activity points
3,623
You can connect bumps to stripes directly. Do not forget to add ESD protection (power cells or clamps ...) - see foundry DRM for details.
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,153
Helped
381
Reputation
762
Reaction score
390
Trophy points
83
Activity points
10,963
most likely you can, but ESD protection becomes your problem instead of being provided by the pad/IO ring
 

stevenv07

Member level 2
Joined
Aug 11, 2020
Messages
42
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
391
You can connect bumps to stripes directly. Do not forget to add ESD protection (power cells or clamps ...) - see foundry DRM for details.
Hello Oratie,

In this case, there is no voltage supply protection. I mean if we apply a supply voltage over the nominal level to the bump, that voltage level applies to the standard cells directly. So, the standard cells may operate at high voltage level. Is there any risk in this case? Is there any special power/ground bumps? Is there any difference between power/ground bumps and signal bumps?

Many thank.
Steve.
--- Updated ---

most likely you can, but ESD protection becomes your problem instead of being provided by the pad/IO ring
Hello ThisIsNotSam,

For the chip operating at high frequency and consuming high power, it is difficult to draw the power supply from the I/O power pad at the IO area. As I know, the limit current of a power pad is 20mA (for TSMC HPC 28nm). If the chip consumes 800mA, we need at least 40 power pads. They occupied a large area in the IO ring. Could you have any suggestion?

Many thanks.
Steve.
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,153
Helped
381
Reputation
762
Reaction score
390
Trophy points
83
Activity points
10,963
Only 20mA? That doesn't sound right, it should be closer to 50mA. Double check the documentation, there are different numbers given for different routing scenarios. Typically the power IO cell has multiple overlapping pins on M3-M7. If you route all of them, you get more current delivered. Sometimes there is the possibility to route with AP directly for even more current.

But ok, let's say you can only get 20mA. Then the logical alternative is to mix area IO with periphery IO, meaning that some bumps in the middle of the chip are going to connect down to the core. This is perfectly fine, as long as you add clamp cells to protect your circuit against ESD. These cells are not area-free, they take some space, but they are absolutely needed. Otherwise there are no guarantees your chip will not burn when a human holds it in his hands.
 

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
347
Helped
175
Reputation
348
Reaction score
166
Trophy points
1,323
Activity points
3,623
In this case, there is no voltage supply protection. I mean if we apply a supply voltage over the nominal level to the bump, that voltage level applies to the standard cells directly. So, the standard cells may operate at high voltage level. Is there any risk in this case? Is there any special power/ground bumps? Is there any difference between power/ground bumps and signal bumps?
You shoud apply appropriate voltage to the bump connected to the standard cells (the power IO cells do not have any level shifter inside, only direct connection plus ESD protection). So, it is your fault if you apply higher voltage. There are no any differences between power and signal bumps. They are the same. For very big chips it is common practice to place power bumps across all chip.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top