nikhilindia85
Member level 4
hi.can anybody tell me how to do gatelevel simulation.i mean i want to verify my netlist generated by synthesis tool.wen i exported my netlist to simulator ,it is showing some components r unresolved.do i need to supply any synth lib to simulator.i am using cadence RTL compiler for synth,NCsim for simulation