Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Post-synthesis STA with PrimeTime

Status
Not open for further replies.

Atre

Full Member level 1
Joined
Jul 15, 2002
Messages
99
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Location
Eindhoven, the Netherlands
Activity points
719
sta fanout

Hello,

I have a problem concerning STA on a design after synthesis.

In DC, I set ideal_network on reset pin.
In PrimeTime it seems I can not do that and it reports lots of transition violations.
How can I tell to PrimeTime that reset net is ideal.

Generally speaking, how can I do STA on post-synthesis design, using the constraints from DC???

Hope someone can help!

Best regards,
Atre.
 

ldm

Member level 1
Joined
Oct 14, 2005
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,632
sta prime time

just stack the reset at inactive level...
 

ami

Member level 3
Joined
Apr 28, 2005
Messages
61
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Location
VN
Activity points
1,952
get_nets with high fanout in dc

Just set_false_path from that_reset_signal
 

xworld2008

Full Member level 4
Joined
Dec 13, 2002
Messages
230
Helped
18
Reputation
36
Reaction score
14
Trophy points
1,298
Activity points
1,801
in general, pre-layout STA is used for check constraints integrality. and PT can't set_ideal_net for high fanout nets. So if you need check for prelayout, you can w
rite a scripts to set high fanout nets(exp.> 100) as ideal nets.
in this script:
(1) first, need find all fanout nets,
(2) set_load 0 -subtract_pin_load [get_nets $net]
set_resistance 0 [get_nets $net]
 

Atre

Full Member level 1
Joined
Jul 15, 2002
Messages
99
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Location
Eindhoven, the Netherlands
Activity points
719
xworld2008 said:
in general, pre-layout STA is used for check constraints integrality. and PT can't set_ideal_net for high fanout nets. So if you need check for prelayout, you can w
rite a scripts to set high fanout nets(exp.> 100) as ideal nets.
in this script:
(1) first, need find all fanout nets,
(2) set_load 0 -subtract_pin_load [get_nets $net]
set_resistance 0 [get_nets $net]


Thank you. Problem solved!
 

jjww110

Full Member level 5
Joined
Apr 19, 2005
Messages
255
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,298
Location
china
Activity points
2,920
set drive 0 can also solve your problem!!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top