Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Post Synthesis - Simulation

Status
Not open for further replies.

V

Member level 3
Joined
Jan 20, 2005
Messages
67
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
500
-------------------------> This Paper is required.

Post Synthesis Gate Simulation <----------
Book Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout
Publisher Springer US
DOI 10.1007/b105272
Copyright 2004
ISBN 978-1-4020-7672-5 (Print) 978-1-4020-8029-6 (Online)
DOI 10.1007/1-4020-8029-8_10
Pages 275-295
Subject Collection Engineering
SpringerLink Date Tuesday, May 08, 2007
 

It' s agood book. You can rquest this book in Ebook request section
 

can you suggest sysyem verilog verification books.......
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top