Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
pre means before post means after.
I haven't heard post-simulation and pre-simulation before. It doesnt make much sense to me.
pre layout and post layout is referred to netlist i.e pre layout netlist and post layout netlist.
pre layout netlist is netlist before the layout
post layout netlist is nelits after the layout, which contains clock tree buffers, hold buffers, and may be quite different to per layout netlist, but yet, functionally equal to per layout netlist
I have not quite understood what exactly you are after?
But yes I will explain what I mean by pre-layout.
Pre-layout netlist is a netlist which comes out of a synthesis tool, and is before floorplaning or any parasitic extraction. It comes straight out of say design compiler. Its an input to floorplanning tool. or in general terms it is an input to layout or back-end flow.
Hope it helps,
1. RTL Simulation : To Ensure that the design works for functionality.
2. Gatelevel Simulation: Now RTL is synthesized and we have gatelevel netlist.
We use this gatelevel netlist and perform simulation.
To Ensure Functionality and To ensure meets the specific Timing Requirements, we perform Static Timing Analysis with the gatelevel netlist.
3. ATPG Simulation : We also take the Gatelevel Netlist and perform zero delay simulation and perform ATPG simulations.
Now we have perform layout (place and route) , Now we have a kind of real physical Design stuff for our design.
We perform the Extraction(To extract the Resistance/Capacitance) values of the Design in the format called as SPEF(Standard parasitics Extraction Format).
We use the Place & Route Verilog Netlist and the Extracted SPEF file in the Static Timing Analysis and generate the SDF(Standard Delay Format) file.
1. Dynamic Gatelevel Simulation : Use the Place and Route (verilog netlist) and the SDF file and the test vector on our Design testbench and ensure that the design works after layout.
2. Static Timing analysis : The place and route(verilog netlist) and the SPEF file and the SDC(design constraints file) is used and perform the timing analysis.
3. Power Analysis : Perform the power simulations and ensure the design meets power requirements.
4. Noise Analysis : Perform crosstalk Noise simultions and ensure the design is immune to Noise.