Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Post P&R DRC and LVS - tools and more ...

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Hi All,

As for the Post-P&R DRC & LVS, - what is checked during DRC, what's checked during LVS? What tools are used?

Thank you!
 

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
341
Helped
175
Reputation
348
Reaction score
165
Trophy points
1,323
Activity points
3,562
DRC - check, that all polygons of your layout satisfy foundry design rules (polygon width, spacing, overlap etc).
LVS - extract from you layout the transistor netlist and compare it (element by element) with original netlist (it is not logical equivalence checking, but electrical equivalence). For example, after routing, you may have some shorts (no free space for roitung), so in the extracted netlist you will see these shorts, but in the original netlist - no shorts.

Tools - Calibre (Mentor), IC Validator (Synopsys) ...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top