Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Pos and sop boolean equation

Thread starter liverpoolkop90
Start date Apr 3, 2013

Status: Not open for further replies.

Apr 3, 2013

#1

L

liverpoolkop90

Newbie level 4

Newbie level 4

can SOMEONE help me simplify this kboolean equation?
Y=BD+AC+CE.
I need to do SOP and POS.

Status: Not open for further replies.

Similar threads

K
[SOLVED] conflict between slack equation and Timequest calculation
- Started by kaz1
- Oct 16, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
A
Map report remove most coregen blocks and designed this as Loadless
- Started by antonkurka
- Aug 24, 2024
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
G
Watchdog timers and FPGA designs
- Started by gahelton
- Nov 25, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)
- Started by dpaul
- Feb 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top