Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

(polyphase) alternating current mode logic?

Status
Not open for further replies.

quantized

Member level 2
Member level 2
Joined
Jul 6, 2012
Messages
51
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Visit site
Activity points
1,887
Hi,

I've been reading about and SPICEing a lot of current mode logic (MCML) lately, and I find it really fascinating.

However, all the papers I've come across use a DC tail current.

Is there any work on current mode logic (preferably MOSFET but not necessarily) using an AC tail current? The advantage here would be the ability to do charge recovery. The charge from current sent through the circuit is recycled to the power supply (a huge LC oscillator) rather than being dumped to ground.

With a single-phase supply you can't do much computation when the current is near zero, so it probably makes sense to have at least two phases for alternating stages of logic. Ideally the output voltage from each stage should cross Vth at the same time that the next stage's supply voltage crosses zero; this should give a quasi-adiabatic behavior -- it's not reversible, but it does arrange for gate voltages to change the least when Vds is large and change the most when Vds is small.

An alternative arrangement for polyphase AC would have gates appear in pairs (or triples) with one member of each pair (or triple) on each phase of the supply; the (differential) output of each gate in one stage drives the inputs of all gates in the next stage, so at every point in time at least one gate in each stage has enough current going through it to compute an output. In the two-phase case, when the differential outputs of one gate cross the outputs from the other gate in the pair will be reaching maximum separation, so the sum of the differences in the two differential outputs never falls to zero. This should provide reduced latency and decouple the computational speed from the cycle time of the power supply. On the other hand it has a huge area cost and probably increases the energy per operation quite a bit too.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top