Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

poles/zeros in LDO design

Status
Not open for further replies.

butterfish

Full Member level 2
Joined
Oct 26, 2005
Messages
135
Helped
9
Reputation
18
Reaction score
3
Trophy points
1,298
Location
china
Activity points
2,012
I'm a newbie in LDO design.
I don't know how to do pole/zero analyze and how to do frequency compensation in LDO.
Any basic paper or book for this?
Thanks in advance!
 

Gabriel alfonso Rincon-mora,“current efficient,low voltage,low drop-out regulators”,PHD dissertation.
 

    butterfish

    Points: 2
    Helpful Answer Positive Rating
i think you may read allen's cmos analog circuit design,chapter six.
 

    butterfish

    Points: 2
    Helpful Answer Positive Rating
TI web site has many papers about frequency analysis & compensation of LDO.
such as: Stability analysis of low-dropout linear regulators with a PMOS
and so on!
 

    butterfish

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top