Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
First,Overall dc gain is largely unaffected by the choice since both designs have both NMOS and PMOS drivers.
Secand,For a given power dissipation(bias current),having a PMOS input-pair maximizes the slew rate since PMOS will have larger Veff
Third,Flicker noise is less ofr PMOS
and Input voltage range requirements.
from ken martin