Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pls answer my question!

Status
Not open for further replies.

stocking

Member level 5
Joined
Nov 5, 2004
Messages
91
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Activity points
704
Pls tell me the question:
In synchronous dual-port sram, must both clka and clkb be same?
What is synchronous dual-port sram.
 

Hi,
In synchronous dual port SRAM, clocka(portA) and clockb(portB) can be different ( in frequency or phase).
but the problem is when portA and portB access to 1 location( and violate the timing of RAM), the data in that location may be corrupted
---> you need a control method between clocka and clockb
+ clocka and clockb is different in frequency but have a fixed-phase-relationship(divided clocks) ---> satisfy timing between portA/portB access at same location
+ clocka and clockb is different in frequency and phase ----> need a control method to avoid same address access.
Rgrds
 

stocking said:
What is synchronous dual-port sram.

Here, "synchronous" or "asynchronous" is for access mode, not clock relationship.
 

thanks! AlexWan. Now know the difference between synchronous" or "asynchronous. synchronous means that clka and dataa is synchronous, right?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top