Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Ploting fT vs gm/Id and Id/W vs gm/Id in LTSPICE

Status
Not open for further replies.

Yubo Han

Newbie
Newbie level 1
Joined
Jun 7, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
21
Hello everyone

I am currently working on characterising a NMOS transistor, and i want to oberve the relation of fT vs gm/Id and Id/W vs gm/Id.
The software i am using is LTSPICE, could anyone please give me some advises about how to plot out these graphs?

The SPICE netlist and the screenshot of my current schematic and simulation plane is attached below.

Thank you for any helps!
Han
 

Attachments

  • model.txt
    5.1 KB · Views: 174
  • 86a9bd79a1eefa6847c124feb775b74.png
    86a9bd79a1eefa6847c124feb775b74.png
    28.8 KB · Views: 228

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top