Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Plot of NMOS gate capacitance vs applied voltage ??

Status
Not open for further replies.
C

cmos_ajay

Full Member level 2
Joined
Jan 30, 2007
Messages
126
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,247
Attached is a curve of NMOS gate capacitance vs applied gate voltage.
Can someone show a test circuit diagram to obtain this curve using any SPICE simulator ?
 

Attachments

  • MOSCAP.png
    MOSCAP.png
    22.3 KB · Views: 117

See here: pMOS-CV-curve.png

Use a swept DC source between GND and gate: pMOS-CV-sim-schematic.png

Similar for NMOS
 
Last edited:

I would use a transient ramp, not sure a DC analysis
(static or swept) will give you the capacitances'
effects.

Keep gate current and take I, dV/dt in Calculator,
plot I/(dV/dt) against V on the X-axis (change axis
properties in the viewer).
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top