Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Maybe it's a trick question, prompting you to put a clock divisor on the PLL output? The PLL would still only output a single frequency ofcourse.. I cannot see how a single PLL can lock onto multiple frequencies. "Multiple outputs" could perhaps also refer to buffering of the PLL output, in order to drive multiple sinks?