Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PLL phase error in steady state

Status
Not open for further replies.

d_sl4y3r

Newbie level 3
Joined
Oct 27, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Portugal
Activity points
1,301
Is it possible to determine the phase error of a PLL in steady state knowing only:

- open loop dc gain value (kv)
- vco gain (kd)
- the phase detector is a 4 quadrant multiplier
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top