Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PLL maximum and minimum input reference frequency

Status
Not open for further replies.

lipkai

Junior Member level 1
Joined
Mar 3, 2008
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,389
What defines the maximum and minimum input frequency of the PLL?
Is it the VCO tuning range or loop bandwidth or something else?

I read this somewhere (can't remember the exact source):
"The use of higher reference frequency (Fr) offers an opportunity to widen loop bandwidth and achieve significant improvement in switching speed due to faster phase detector frequencies."

I can understand widening the loop bandwidth will increase the switching speed but does having a fast phase detector frequencies have anything to do with the switching speed? Assuming we have a PLL with the same loop bandwidth, does increasing the reference frequency result in faster switching time?

Thanks.
 

mengcy

Member level 5
Joined
Aug 21, 2006
Messages
90
Helped
11
Reputation
22
Reaction score
5
Trophy points
1,288
Location
shanghai
Activity points
1,747
if the divide ratio is integer,the reference frequency must be divided by the output frequency.
otherwise,we use the possible maximum reference frequency for better phase noise performance.
Switching time is decided by:loop bandwidth ,the damping factor, the frequency deviration.it doesn't matter with reference frequency.

if you have larger reference frequency, you can set a large bandwidth,so you can get faster switching.
 

Sadegh.j

Advanced Member level 3
Joined
Nov 29, 2006
Messages
754
Helped
48
Reputation
98
Reaction score
15
Trophy points
1,298
Activity points
5,596
Hi

yes, Imagine your frequency is 1GHz, your period would be 1ns and in 10ns, the input chances 10 times, giving the PD, lets say, 10 chances of fix the VCO frequency. Now increase your input frequency to 10 Ghz, your period is 100ps, and in 10ns, the input chances 100 times, giving the PD 100 chances of fix the VCO frequency.

Hope it helps!
 

ashwinvl

Junior Member level 2
Joined
Jun 22, 2010
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,451
Mere increase in pfd freq doesnt affect the response of PLL.. As higher pfd freq gives you room for increasing the bandwidth(Wn), increase in B.W leads to a faster response.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top