Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Please shed some light on "Post Silicon Validation&quot

Status
Not open for further replies.

shamprsd

Newbie level 5
Joined
Apr 4, 2005
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,352
What are the Responsibilities (if possible list ALL) of a Post Silicon Validation team?

Will appreciate detailed responses (rather than oneliners) that cover all or most of the responsibilities of the team.

Thank you in advance.
 

yln2k2

Member level 5
Joined
Sep 22, 2006
Messages
89
Helped
13
Reputation
26
Reaction score
3
Trophy points
1,288
Activity points
1,822
Re: Please shed some light on "Post Silicon Validation&

Hi ,

Post silicon validation is depends on the kind of SOC you use ....

If you are working on processor based SOC & which have some peripherals ...

One may do following ...

Boot code test and test all possible boot modes
- internal boot,external boot ....
1) Clk & CGU test

2) For each & every peripheral one may need to test basic functionality & interrupts and run low level drivers to check whether peripheral is working fine or not ...

3) run some test which will test MIPS like Drystone ....

4) run applications

5) Interchip communication

6)PMU test ( power management ...)

7) IF you have RF , RF intergration test

8) Finally run full application on Board ...


Thanks & Regards
yln
 

shamprsd

Newbie level 5
Joined
Apr 4, 2005
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,352
Re: Please shed some light on "Post Silicon Validation&

hi yln,

Thanks for the info.

I have few more questions.

1. Am I correct in assuming that
the Target Board for the Chip
the device drivers
the BSP
the end application
will be provided by the respective teams to the PSV team to carry out their task of validating the silicon.

2. How much %age of the effort would be required by PSV team for bringing up the Debug infrastructure?

3. When will the job of the PSV (taking the Debug infrastructure into consideration) team begin wrt the beginning of the ASIC design?

Thanks & Regards,
shamprsd
 

yln2k2

Member level 5
Joined
Sep 22, 2006
Messages
89
Helped
13
Reputation
26
Reaction score
3
Trophy points
1,288
Activity points
1,822
Re: Please shed some light on "Post Silicon Validation&

shamprsd said:
hi yln,

Thanks for the info.

I have few more questions.

1. Am I correct in assuming that
the Target Board for the Chip
the device drivers
the BSP
the end application
will be provided by the respective teams to the PSV team to carry out their task of validating the silicon.

>>> Yes respective teams will give the tested board, software and application ...
2. How much %age of the effort would be required by PSV team for bringing up the Debug infrastructure?
>>> I thinks this is depends on whether u r starting brand new project then it is high ... if you trying to do respin of silicon , as you have most of the setup it will take less time to bring up the same .... regarding debug ... it is depends on what is your PSV stratagy etc .....
3. When will the job of the PSV (taking the Debug infrastructure into consideration) team begin wrt the beginning of the ASIC design?
- This is some thing one should have a strategy to how you want debug infrastructure ... you may need to follow some uart o/p to keep track of varius stages of your application or you can use memory locations to check which part of appl passed through etc ....


Thanks & Regards
yln
Thanks & Regards,
shamprsd
 

giri_lp

Member level 3
Joined
Feb 11, 2006
Messages
61
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,656
Re: Please shed some light on "Post Silicon Validation&

Hi yln,
can you give me some basics of silicon validation?
 

Zeng Jie-jun

Junior Member level 3
Joined
Apr 10, 2006
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,429
Re: Please shed some light on "Post Silicon Validation&

Like the chip level simulation, should understand spec well.
To check the function and performance for your chip.
The early stage, only run the tests for all the modules without OS.
 

PLLADCDAC

Newbie level 4
Joined
Oct 12, 2006
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,304
Re: Please shed some light on "Post Silicon Validation&

Do we have any legacy sort of tests in post silicon stage
 

ashishvdeshpande

Newbie level 6
Joined
Jul 5, 2006
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,363
Re: Please shed some light on "Post Silicon Validation&

Post silicon means real time testing of silicon. B4 silicon tapeout u run test cases on simulator/RTL and validate chip. But it may happen when chip arrives it may have some integration issues also it take long time to run simulation tests on simulator and hence not all features are tested (to save time). On actual si u can run test much faster.

Application based testing is not recommended for SOc since its coverage is less. Unfortunately, no EDA tool is available for this since this testing will be architecture dependent for SOC. most of the companies maintain their own validation tool.

Responsibilities of a Post Silicon Validation team will be to cover all possible feature and validate and report high priority level bugs which can't be fixed in software. these bugs are fixes in next rev of silicon.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top