Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

please post good digital questions here

Status
Not open for further replies.

mallikmarasu

Member level 3
Joined
Dec 21, 2006
Messages
58
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,703
hi everyone,

if u post some good digital questions what ever u know ,that is helpful to
everyone update their knowledge day to date.


here i am posting some questions :

1.freequencey multiplication by two using combinational circuit

2.pulse detector circuit

description for this problem is there is a circuit is there that has

clock ,reset are inputs .out is output .

reset is asynchronous input .

whenever the reset is going from low to high ,in the next clock output

should be one for one clock period.after that it should be zero.

3.there is two waveforms .one is lagging with others .

then how u can find which waveform is lagging with others

for today i am posting these questions.
tommorrow i will post some more questions.

if u have some good digital questions like i mentioned above please update
here .

regards
mallikarjun
 

1. How do u convert a and-or or an or-and circuit to one with Muxes
 

Today i am posting some more questions .


1. How to implement the AND,OR,NOT,XOR,XNOR,DLATCH using 2:1 mux

2. Draw a circuit diagram for DIVIDED BY TWO using minimum circuit diagram

3. Draw a circuit diagram for y=4x+1 ; where x is a 4 bit positve number .


4. Draw a circuit diagram for DIVIDE BY THREE with 50% DUTY CYCLE.


5. Draw a ciruit diagram for 4 bit shift register operation with combinational part.

6. Draw a circuit diagram for 4kb memory using 2kb memory

the memory should be read/write memory .2 kb mem chip has CS(chip

selection ), OE(output enable ) pins are available.
 

1. Implement a clock when only one input is available having logic 1 (ie high) value.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top