Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Please help me in using physical compiler !

Status
Not open for further replies.
S

semi_jl

Member level 4
Joined
Feb 24, 2006
Messages
78
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,813
Hi, everyone!
I am confused with this error in physical compiler:
Error: Current design is not a valid top-level physical cell.
But the current design is indeed the top module, so what's a valid top-level physical cell?
Please help me, thank you in advance!
 

check your physical libraries , better do a library screening.
 

Spauls, I'm sorry that I can't apprehend it. And what's a library screening? I'm a newer to PhyC, so I have a lot of questions about it.
Please help me, thank you!
 

What's a valid top-level physical cell?
Please help me, thank you in advance!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top