Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Please help in schematic entry!! pleaseeeee!!

Status
Not open for further replies.

dozy_walia

Full Member level 2
Joined
Jan 10, 2007
Messages
136
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,096
Pleasee. help me...... ASAP!


I want to test the performance of an inverter and want to compose an RC model for the circuit!

BT i dn knw hw will it luk like in composer schematic!

I have the R & C values!

If anyone could draw a simple circuit and post it here!

I will be able to compose it in schematic composer of CADENCE!
 





Can i stagger the inverters like this??

I just want to test

two different kinds of inverters

depending upon the switching on neighbouring wires!

Added after 7 minutes:




i HAVE GT D VALUES OF R & C BT DN KNW HW MANY R AND C SHUD B USED FR THIS PURPOSE?
 

I need to take into account parasitic capacitance as well so i have modified my ckt as follows:

Please guide me if i am wrong anywhere.....


 

I want to model it using pi=5 distributed RC model!

m i progressing correctly?
 

Is the above circuit correct ?

Could ne 1 tel me more abt it ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top