Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[51] Please help! Creat Out put buffer full signal when use handshaking 89c51

Status
Not open for further replies.
B

bibiboo

Newbie level 4
Joined
Sep 1, 2012
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,318
I want to build a circuit to get the signals state like in the timing diagram above. I have tried using a d flip flop connect to WR signal but i can get the OBF signal go low. I don't know how to make the out put buffer full signal go low by rising edge of WR and reset it to high by rising edge of ACk signal. Please help me. Thanks first

timing diagram.jpg
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top