Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Did you had any chance??
I'm nowk kinda looking for the same ,... My project is to build a general purpose simulator C code will muy easier to deal with ..
Now several ideas have occured to me ...
Firts ..some LADDER tools output a NET file ( netlist ) that can be changed to EDIF 2.0 .. later with other tools probably a verilog file can be generated and there are plenty of verlig2c converters ..
In my case verilog equivalent will pretty good .i will only have to devellop
libraries for simulation .
This is a GREAT PROJECT .. i think i will go for it!