Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Plan for checker - Interview question

Status
Not open for further replies.

giri_lp

Member level 3
Joined
Feb 11, 2006
Messages
61
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,657
Hi All,
Recently I had this question in an interview.

Request is 1 bit input to the DUT and grant is 1 bit output from the DUT. Design is when request goes high, ack has to follow request and should go high within 64 cycles. Similarly when request goes low, ack should go low within 64 clock cycles.

The interviewer asked me to give a plan to check this functionality and he did not want scenarios to be listed.

Pleas help me answer this.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top