place and route takes 2 hours

Similar threads

• Why when I want to use reg array and Initialize them, FPGA synthesis and bitstream takes too long?

  • Started by stackprogramer
  • Jul 31, 2022
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  Problem with PS/2 communication over UART

  • Started by mtaciano
  • Jul 7, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• L

  Image Encryption and Decryption using VHDL

  • Started by Lightning89
  • Feb 14, 2024
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• G

  Watchdog timers and FPGA designs

  • Started by gahelton
  • Nov 25, 2023
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)

  • Started by dpaul
  • Feb 23, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design