Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Pipelining on AHB Protocol

Status
Not open for further replies.
M

Mina Magdy

Member level 3
Member level 3
Joined
Jun 19, 2012
Messages
67
Helped
6
Reputation
12
Reaction score
5
Trophy points
1,288
Location
Cairo, Egypt
Visit site
Activity points
1,742
Hi
i have a little confusion on the AHB Protocol and i need help.
1) why we use a delayed version of HMASTER[3:0] on the HWDATA MUX (the multiplexer that used to connect the data bus of master to the slave)
2) i know that we keep the pipelining on AHB Protocol by delay the data(HWDATA) one cycle before the address(HADDR) (as i understand) so how we will keep that if we use a delayed version of HMASTER (i mean on the first cycle HWDATA will be delayed twice)

thanks in advance :)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top