Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

pipelined SRAM with FPGA

Status
Not open for further replies.
V

voho

Full Member level 2
Joined
Feb 24, 2004
Messages
121
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Location
Nador City
Activity points
852
Hi all,

I would like to connect a pipelined SRAM to a virtex5 LX.
It s possible?
How to connect the adress input to fpga?
I need a link to understand how it s work a pipelined SRAM

Thanks in advance
 

I guess you are talking about synchronous RAM (SSRAM)? Why not asking the datasheet?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top