Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

pipelined bus > why faster?

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Hi All,

Why a pipelined bus is considered to be faster than a regular one?

Thank you!
 

sharath666

Advanced Member level 2
Joined
Apr 4, 2011
Messages
552
Helped
126
Reputation
252
Reaction score
124
Trophy points
1,323
Location
India
Activity points
3,830
A pipelined architecture produces an output more regularly than a regular architecture.
A regular architecture will produce a single output say every 10 clocks. But if it pipelined it can produce an output every clock from the 10th clock onwards. From the 10th clock onwards it can accept a new input every clock and produce a new output every clock.
 

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
I don't understand this... As far as I know, pipeline comes to solve timing problems... So that a single operation might be divided to several sub-operations, each one of which is performed during a single pipeline stage...
 

sharath666

Advanced Member level 2
Joined
Apr 4, 2011
Messages
552
Helped
126
Reputation
252
Reaction score
124
Trophy points
1,323
Location
India
Activity points
3,830
Yes. You are right. Pipelining also solves timing problems by doing what you say in your previous post.
Ok. Ignore my previous post. I now understand that by saying "faster" you mean the design can work at a higher frequency.
So in pipelining long combinational paths are cut down by inserting registers in between them. This reduces the combi delay and thus enables us to achieve a better timing performance. But it adds several clock cycles in latency which you have to live with.
 
  • Like
Reactions: ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Thanks, understood
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top