Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

pipeline in ASIC design

Status
Not open for further replies.

siva_7517

Full Member level 2
Joined
Jan 16, 2006
Messages
138
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,401
Hi,

I would like to know what is the benefit to have a long pipeline in the design.

as for my knowledge, the pipeline is used to increase the instruction throughput.
is there any suggestion?

thanks
 

Some benefits of pipeline design are:
increase of throughput (shorter critical path)
decrease of power (avoiding glitches and balancing the paths)
 

hi

as long as the instructions are independent from each other :
deeper pipeline will have the better execution rate of instructions .
 

hi

actually basic concept behind pipelining is to reduce the execution speed of the processors.
normally execution of instruction takes place one after the other , but in pipeling concept, when the execution goes to the 2 nd cycle of first instruction ,at the same time the execution of the 1st cylce of the second instruction takes place.. so that the execution speed is almost reduced to half .
 

Pipelining is good to increase the MHz speed of a design as the reg-to-reg paths are shorter.

However, the downside is that it takes more clocks to get the result (latency) and if it is a processor you take a bigger hit when you have to flush the pipeline (for example in a unpredicted branch).

So... it is not necessary a good thing... but in many cases it is...
 

Pipeline help to get more throughputs.But the data to process must not have releationship ,or the pipeline may not be able to execute.In cpu, not all instructions have same pipeline depth , it is difficult to relize the prediction circuit. In asic design , the approach is to gain process rate with area penalty .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top