Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pin assignment in SoC

Status
Not open for further replies.

moon333

Newbie
Newbie level 1
Joined
Jan 12, 2016
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,312
Hello everyone, I study circuit SoC (for example Cyclone V).
I'm a little confused about the pin assignment. Let's take a IC Cyclone V 5CSEBA2(link) for example.
Do I understand correctly that the HPS pin are indicated in the columns HPS Pin Mux Select 0..4, only owned by HPS? Or can they also be attributed to FPGA functions?

I also want to clarify, I understand correctly that the DDR memory controller for HPC and FPGA is common and, as a result, the pin are also common. Is this a correct statement?

Can you please tell me what is the purpose of the column for VREF?

Thanks in advance! ;)
 

For pin assignment there are certain rules defined by vendors. Only pins defined for user I/O can be assigned. There are more rules bankwise, IO standard etc.

Just see the FPGA vendor document for more information.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top