Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

physical design (pnr cts routing) practice on small block

Status
Not open for further replies.

cyrax747

Full Member level 3
Full Member level 3
Joined
Nov 8, 2012
Messages
167
Helped
13
Reputation
26
Reaction score
11
Trophy points
1,298
Location
Bangalore
Activity points
2,494
physical design(pnr cts routing) practise on small block

Hi

I have started with cadence dtmf block pnr and following the lab .The problem is i am unable to address the issues .I need complete explanation what step to perform and what errors to fix at each stage ? the lab work is exclusively using gui its like fun play typing command and seeing the result.I need to address floorplanning,placement,cts,timing ,congestion issues .Can some one help me.

From my side i did floorplanning and placement cts and routing and now stuck up with setup and hold violations.How to fix them ? Before that if any changes in placement what to do ? I need some info how particular error can be fixed??

Lastly tcl commands or basic encounter commands to get standard cell utilization etc.(these are not in the lab).Please help.
 

Re: physical design(pnr cts routing) practise on small block

You can open the user guides / command manuals & refer.

Try registering cadence support and use it.
 

Re: physical design(pnr cts routing) practise on small block

I have lab manual but it is gui based .Only few commands are mentioned.so i asked how to get atleast the above results .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top