Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PHY, SerdEs, PLL in FPGA

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
PHY, SerDes, PLL in FPGA

What is the name of the PHY block in Xilinx virtex FPGA board? What is the name of the PLL block in Xilinx Virtex FPGA board? What is the name of a SerDes block in Xilinx virtex FPGA board?
 

Which board are you referring to? U will need to check the board datasheet or check it on the xilinx website. This is too general a question..
 

Hi,

PHY, serdes, pll are sections within an FPGA chip, not a board.

Klaus
 

This is not a good interview question at this time.

These are all parts of the MGT/GTP/GTP/GTX/GTX/GTH/GTH/GTZ tiles. The repetition is intended -- the same names were given to tiles with differing specifications. In some cases these have shared PLL blocks as well, which are listed as a separate component.

PHY might incorrectly refer to the EMAC block as well. not all interview questions are well thought out.
PHY might refer to the IOBUFFER as well.

SERDES might refer to the ISERDES/OSERDES blocks, or the SRL16/SRL32 blocks.

PLL might incorrect refer to DCM, or may refer to either MMCM or PLL blocks.
 
  • Like
Reactions: FvM

    FvM

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top