Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Phase shift ull bridge SMPS has dc bias level in magnetising current?

Status
Not open for further replies.
T

treez

Guest
Phase shift full bridge SMPS has dc bias level in magnetising current?

Hello,
Here are simulations ( in the free LTspice) of a Full Bridge SMPS, and a Phase Shift Full Bridge SMPS.

Why is it that the phase shift full bridge smps has a dc bias level in its magnetising current? (you can see the magnetising current by pasting the supplied expression in the simulation schematic into the waveform window, using “add trace”…just right click in the top bit of the waveform window and paste the expression into the window that pops up)

The plain full bridge has no dc bias level in its magnetising current. (This is what you would expect for both topologies)
 

Attachments

  • _PHASE SHIFT FULL BRIDGE.TXT
    10.2 KB · Views: 58
  • _PLAIN FULL BRIDGE.TXT
    11 KB · Views: 38

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top