Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi raoshahid,
Most of the receiver systems have one or the other kind of PLL. Usually PLL's are used for clock reconstruction at the receiver end.
A system where a very high freq. clock is needed uses PLL, where it is called "Frequency synthesizer".
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.