Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

phase locked loop implementation in a system

Status
Not open for further replies.

raoshahid

Newbie level 4
Joined
Apr 19, 2009
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,327
Please, I need a system in which phase locked loop is implemented.

waiting for your positive reply.
 

Hi raoshahid,
Most of the receiver systems have one or the other kind of PLL. Usually PLL's are used for clock reconstruction at the receiver end.
A system where a very high freq. clock is needed uses PLL, where it is called "Frequency synthesizer".

Regards,
RDV
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top