Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PFD/CP PSS and PNOISE Simulation

Status
Not open for further replies.

YCLO

Newbie level 2
Joined
Feb 9, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
Dear Sirs:

I use PSS and PNOISE to simulate the PFD/CP combined. I set up some phase difference between reference clock and feedback clock. I suppose to see the best phase noise occurs with zero phase difference and the larger phase difference, the worse phase noise characteristic. However, I saw a totally oppisite result. The worse phase noise occur while reference CLK and feedback CLK are locked. Anyone can explain this or point out what I did worng in my simulation setup? Thank you!!

YC
 

I think the way you are measuring the phase noise from PFD-CP is not correct?
If you are taking the phase noise directly from the output this is what you will see.
Look here:
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top